<thead id="fflbj"><font id="fflbj"><cite id="fflbj"></cite></font></thead>
    <progress id="fflbj"><thead id="fflbj"><font id="fflbj"></font></thead></progress>

            曙海教育集團
            上海:021-51875830 北京:010-51292078
            西安:029-86699670 南京:4008699035
            成都:4008699035 武漢:027-50767718
            廣州:4008699035 深圳:4008699035
            沈陽:024-31298103 石家莊:4008699035☆
            全國統一報名免費電話:4008699035 微信:shuhaipeixun或15921673576 QQ:1299983702
            首頁 課程表 報名 在線聊 講師 品牌 QQ聊 活動 就業
                        TetraMAX 2-OSM testATPG培訓班
               入學要求

                    學員學習本課程應具備下列基礎知識:
                    ◆ 有數字電路設計和硬件描述語言的基礎或自學過相關課程。

               班級規模及環境--熱線:4008699035 手機:15921673576( 微信同號)
                   每期人數限3到5人。
               上課時間和地點
            上課地點:【上!浚和瑵髮W(滬西)/新城金郡商務樓(11號線白銀路站) 【深圳分部】:電影大廈(地鐵一號線大劇院站)/深圳大學成教院 【北京分部】:北京中山學院/福鑫大樓 【南京分部】:金港大廈(和燕路) 【武漢分部】:佳源大廈(高新二路) 【成都分部】:領館區1號(中和大道) 【沈陽分部】:沈陽理工大學/六宅臻品 【鄭州分部】:鄭州大學/錦華大廈 【石家莊分部】:河北科技大學/瑞景大廈 【廣州分部】:廣糧大廈 【西安分部】:協同大廈
            最近開課時間(周末班/連續班/晚班)
            TetraMAX 2-OSM testATPG:2020年3月16日
               實驗設備
                 ☆資深工程師授課

                    
                    ☆注重質量
                    ☆邊講邊練

                    ☆合格學員免費推薦工作

                    ☆合格學員免費頒發相關工程師等資格證書,提升您的職業資質

                    專注高端培訓15年,端海提供的證書得到本行業的廣泛認可,學員的能力
                    得到大家的認同,受到用人單位的廣泛贊譽。

                    ★實驗設備請點擊這兒查看★
               最新優惠
                   ◆請咨詢客服。
               質量保障

                    1、培訓過程中,如有部分內容理解不透或消化不好,可免費在以后培訓班中重聽;
                    2、培訓結束后,授課老師留給學員聯系方式,保障培訓效果,免費提供課后技術支持。
                    3、培訓合格學員可享受免費推薦就業機會。

                         TetraMAX 2-OSM testATPG培訓班

             

            Overview
            This workshop discusses at-speed faults and how to use TetraMAX for at-speed test. Topics include description, recommendation, and scripts of transition, small-delay defect, and path-delay fault model ATPG. Also covered are the Onchip Clock Controller (OCC) flow, which leverages the PLL fast clocks, and using PrimeTime to generate the necessary data for at-speed test. Hands-on labs follow each training module, allowing you to apply the skills learned in lecture. Labs include: using PrimeTime to generate the necessary files for at-speed ATPG; generating the patterns for different fault models in Tetramax; and, finally, using VCS for simulating the patterns generated. Objectives At the end of this workshop the student should be able to:
            • Describe the need for At-Speed testing
            • List the At-Speed fault models available
            • Describe the two launch techniques for at-speed faults
            • Successfully edit a stuck-at SPF file to suit at-speed fault model
            • Define the timing exceptions
            • Automate the process of script generation for TetraMAX, using PrimeTime. This script will take care of the false and multi-cycle paths
            • Modify a given stuck-at fault model script to run for an at-speed fault model
            • State the steps required to merge transition and stuck-at fault patterns to reduce the overall patterns
            • Automatically create scripts that can be used in PrimeTime to perform test mode STA
            • Describe the SDD flow
            • Describe the flow needed to successfully use the PLL present in your design to give the at-speed clock during capture mode
            • State the steps needed to perform path-delay ATPG
            • Understand the fault classification in path-delay ATPG
            Audience Profile
            Engineers who use ATPG tools to generate patterns for different fault models.Prerequisites
            To benefit the most from the material presented in this workshop, you should: A. Have taken the TetraMAX 1 workshop. OR B. Possess knowledge in the following areas:
            • Scan Architecture and ATPG
            • Stuck-At fault model ATPG with TetraMAX
            • SPF file
            Course Outline Module 1
            • Introduction of At-Speed defects
            • Source of Test Escapes and chip failure
            • Requirements for At-Speed testing
            • Popular fault models for At-Speed testing
            Module 2
            • Transition Fault model
            • Path Delay Fault model
            • At-Speed Fault Detection Method
            • Techniques to Launch and Capture a Fault
            Module 3
            • STIL file
            • Modifications to STIL file for At-Speed testing
            • Generic Capture Procedures
            Module 4
            • Timing Exceptions
            • Automated Way to Generate Timing Exceptions form PrimeTime
            Module 5
            • TetraMAX Scripts for Transition ATPG
            • Design Guidelines
            • Flow Considerations and Requirements
            • Pattern Merging
            • Automated way to generate the scripts for PrimeTime to perform testmode STA
            Module 6
            • What is a Small Delay Defect ATPG
            • How to use PrimeTime to Generate the Slack Data
            • ATPG Flow in TetraMAX
            Module 7
            • Requirement of PLL for At-speed faults
            • The various clocks in PLL flow
            • Use QuickSTIL to generate the SPF
            Module 8
            • TetraMAX scripts for Path Delay ATPG
            • Fault Classification for Path Delay Faults
            • Generating Paths for TetraMAX Using PrimeTime
            • Reconvergence Paths
            • Hazard Simulation
            Module 9
            • Conclusion
            • Topics Covered
            • Fault model and Features of TetraMAX
            • Solvnet Resources
            538在线视频二三区视视频